

Figure 1




Figure 2




Figure 3




FIG. 4




Figure 5




Figure 6




Figure 7

Master - no FEXT




Figure 8

10086725.050102



slave - no FEXT




Figure 9

Echo/Next - no extphy




Figure 10

10086725.050106

Master - FEXT




Figure 11

Slave- fext




Figure 12

linkdet fsm





Figure 13

10086725.050102

FEXT: and signaling

max # times asserted = 3 T cycles

min # times asserted = 2 T cycles

times 0 1 2 3 4 5 6 7 8 9 10 11

min\_time\_exp

max\_time\_exp

Figure 14

## LINKPULSE/TEST PULSE TIMING - NO FEXT




Figure 15

MDIX: Link pulse - no fext

1) No mdix




Figure 16A

2) mdix




Figure 16B



10086725.050102




Figure 17




Figure 18




Figure 19




Figure 20